mbox series

[FFmpeg-devel,RFC,0/3] RISC-V CPU detection

Message ID 4768066.31r3eYUQgx@basile.remlab.net
Headers show
Series RISC-V CPU detection | expand

Message

Rémi Denis-Courmont Sept. 14, 2022, 5:50 p.m. UTC 
Hi,

This small series introduces the same CPU detection and assembler macros
as the earlier V extension stuff but sticking to a scalar use case.

Benchmark results are included in the last patch.

----------------------------------------------------------------
Rémi Denis-Courmont (3):
      lavu: detect RISC-V F extension (i.e. float)
      lavu/riscv: initial common header for assembler macros
      lavc/audiodsp: add RISC-V F float vector clip

 libavcodec/audiodsp.c            |  2 ++
 libavcodec/audiodsp.h            |  1 +
 libavcodec/riscv/Makefile        |  2 ++
 libavcodec/riscv/audiodsp_init.c | 31 +++++++++++++++++
 libavcodec/riscv/audiodsp_rvf.S  | 46 +++++++++++++++++++++++++
 libavutil/cpu.c                  |  4 +++
 libavutil/cpu.h                  |  3 ++
 libavutil/cpu_internal.h         |  1 +
 libavutil/riscv/Makefile         |  1 +
 libavutil/riscv/asm.S            | 74 ++++++++++++++++++++++++++++++++++++++++
 libavutil/riscv/cpu.c            | 44 ++++++++++++++++++++++++
 tests/checkasm/checkasm.c        |  2 ++
 12 files changed, 211 insertions(+)
 create mode 100644 libavcodec/riscv/Makefile
 create mode 100644 libavcodec/riscv/audiodsp_init.c
 create mode 100644 libavcodec/riscv/audiodsp_rvf.S
 create mode 100644 libavutil/riscv/Makefile
 create mode 100644 libavutil/riscv/asm.S
 create mode 100644 libavutil/riscv/cpu.c