diff mbox series

[FFmpeg-devel,2/3] lavu/riscv: add Zvbb CPU capability detection

Message ID 20240508160056.11648-2-remi@remlab.net
State New
Headers show
Series [FFmpeg-devel,PATCHv2,1/3] riscv: add Zvbb vector bit manipulation extension | expand

Commit Message

RĂ©mi Denis-Courmont May 8, 2024, 4 p.m. UTC
This requires Linux kernel version 6.8 or later.
---
 libavutil/riscv/cpu.c | 7 +++++++
 1 file changed, 7 insertions(+)
diff mbox series

Patch

diff --git a/libavutil/riscv/cpu.c b/libavutil/riscv/cpu.c
index 69d1afe853..3cf4e25bc9 100644
--- a/libavutil/riscv/cpu.c
+++ b/libavutil/riscv/cpu.c
@@ -54,6 +54,10 @@  int ff_get_cpu_flags_riscv(void)
             ret |= AV_CPU_FLAG_RVB_ADDR;
         if (pairs[1].value & RISCV_HWPROBE_EXT_ZBB)
             ret |= AV_CPU_FLAG_RVB_BASIC;
+#ifdef RISCV_HWPROBE_EXT_ZVBB
+        if (pairs[1].value & RISCV_HWPROBE_EXT_ZVBB)
+            ret |= AV_CPU_FLAG_RV_ZVBB;
+#endif
     } else
 #endif
 #if HAVE_GETAUXVAL
@@ -105,6 +109,9 @@  int ff_get_cpu_flags_riscv(void)
     ret |= AV_CPU_FLAG_RVV_F64;
 #endif
 #endif
+#endif
+#ifdef __riscv_zvbb
+    ret |= AV_CPU_FLAG_RV_ZVBB;
 #endif
 
     return ret;