diff mbox series

[FFmpeg-devel,1/2] configure: check if assembler supports RV zicbop

Message ID 20240727203122.104260-1-remi@remlab.net
State New
Headers show
Series [FFmpeg-devel,1/2] configure: check if assembler supports RV zicbop | expand

Checks

Context Check Description
andriy/make_x86 success Make finished
andriy/make_fate_x86 success Make fate finished

Commit Message

Rémi Denis-Courmont July 27, 2024, 8:31 p.m. UTC 
zicbop is the Cache Block Operation, Prefetch extension to RVI.
---
 configure | 4 ++++
 1 file changed, 4 insertions(+)
diff mbox series

Patch

diff --git a/configure b/configure
index f6f5c29fea..40774e1a88 100755
--- a/configure
+++ b/configure
@@ -2218,6 +2218,7 @@  ARCH_EXT_LIST_PPC="
 ARCH_EXT_LIST_RISCV="
     rv
     rvv
+    rv_zicbop
     rv_zvbb
 "
 
@@ -2763,6 +2764,7 @@  power8_deps="vsx"
 
 rv_deps="riscv"
 rvv_deps="rv"
+rv_zicbop="riscv"
 rv_zvbb_deps="rvv"
 
 loongson2_deps="mips"
@@ -6365,6 +6367,7 @@  elif enabled riscv; then
 
     enabled rv && check_inline_asm rv '".option arch, +zbb\nrev8 t0, t1"'
     enabled rvv && check_inline_asm rvv '".option arch, +v\nvsetivli zero, 0, e8, m1, ta, ma"'
+    enabled rv_zicbop && check_inline_asm rv_zicbop '".option arch, +zicbop\nprefetch.r 64(a0)"'
     enabled rv_zvbb && check_inline_asm rv_zvbb '".option arch, +zvbb\nvclz.v v0, v8"'
 
 elif enabled x86; then
@@ -7921,6 +7924,7 @@  if enabled loongarch; then
     echo "LASX enabled              ${lasx-no}"
 fi
 if enabled riscv; then
+    echo "RISC-V CBO Prefetch       ${rv_zicbop-no}"
     echo "RISC-V Vector enabled     ${rvv-no}"
 fi
 echo "debug symbols             ${debug-no}"